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Stability Analysis for Fast Settling Switched DPLL
Pallavi Paliwal, Debasattam Pal, and Shalabh Gupta
Abstract—In current generation digital phase locked loop
(DPLL) architectures, techniques like adaptive loop bandwidth
with loop order switching and switched phase-detection are
employed to achieve better lock time and jitter performance. This
work derives stability conditions for such DPLL architectures
using Multiple Lyapunov Functions (MLFs) for switched systems.
The loop-parameters chosen on the basis of these stability condi-
tions ensure that chattering phenomenon does not occur during
switching between different subsystems. A 5GHz fractional-N
DPLL designed with these loop-parameter values is fabricated
in CMOS65nm-LL technology. The measured settling time of the
implemented DPLL is within 1µs. The efficiency of switching rule
and stability conditions used for this DPLL is validated with the
fast settling response, which is the best lock time reported until
now for fractional-N DPLLs.
Index Terms—DPLL, Lyapunov theorem, switched system,
Multiple Lyapunov Functions (MLFs), settling time.
I. INTRODUCTION
In PLLs employing LC oscillators, a trade-off between
settling time and output jitter exists based on the loop band-
width. For reducing both lock-time and jitter simultaneously,
the concept of adaptive loop gain has been widely used
in digital phase-locked loop (DPLL) architectures [1], [2],
[3], [4]. Few DPLL designs also employ switching between
linear and non-linear phase detection mechanism, to reduce
high-resolution requirement on succeeding Time-to-Digital
Converter (TDC) block. While design methodologies like
adaptive gain mechanism and hybrid phase detection have been
extensively explored for DPLLs, the stability analysis of these
architectures has largely remained unexplored in literature.
For PLLs involving switched subsystems, linear and steady-
state s-domain analysis is unable to predict nonlinear acqui-
sition trajectory of a system. On the other hand, analysis
techniques using difference equations and state-space model
can define the functioning of both linear and non-linear PLL
subsystems [5]. This work uses Lyapunov theory for analyzing
stability conditions in switched-system DPLL.
In the available literature e.g. [6], [7], [8], [9], [10], the
stability analysis using Lyapunov theorem has been done
only for PLLs involving a single Linear-Time Invariant (LTI)
system. This paper investigates global asymptotic stabilization
of a hybrid DPLL architecture [2] (shown in Fig. 1), wherein
the switching algorithm allows unstable states of non-linear
time varying (NLTV) subsystem to work in coherence with
linear-time invariant (LTI) subsystem. An exhaustive stability
analysis becomes mandatory in this case with the architecture
activating an unstable intermediate state in a bid to achieve a
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record-fast response time. As part of developing the stability
criteria, this work verifies the loop parameter conditions to
avoid chattering phenomenon while switching between differ-
ent PLL subsystems. A similar analysis framework could be
applied to other DPLL architectures as well.
As a case study, this work illustrates the stability analysis
for adaptive DPLL with loop order switching as described
in Section II. Section III gives an overview of the Lyapunov
theorem approach for proving stability of the DPLL system
with predefined switching rule. Sections IV-V derive Lya-
punov functions for verifying the stability of DPLL with linear
phase frequency detector (PFD) and non-linear bang-bang
phase detector (BBPD). Section VI outlines the stability anal-
ysis of proportional-integral-derivative (PID) controller based
switching algorithm in the DPLL, based on its known region
of activation and deterministic state trajectory. Section VII
highlights the overall DPLL stability with Lyapunov functions
defined for individual subsystems. The measurement results in
Section VIII provide the proof of DPLL stability with the loop
gain conditions derived in this work.
II. DPLL SYSTEM OVERVIEW
We have proposed a fast settling DPLL in [2] which
employs variable phase-detection and adaptive loop gain to
achieve optimum lock time performance. This architecture
involves switching between different subsystems based on
the magnitude of phase error. Figure 2 shows that when
the magnitude of phase error (φerr) is large, a linear PFD
with digitally controlled oscillator (DCO) based counter is
activated as the phase detection block (LTI-1 subsystem).
With reduction in the phase-error below a single DCO clock
period (φerr 1), an inverter based TDC is activated in the loop
(LTI-2 subsystem). When the phase-error reduces below the
delay corresponding to a single inverter (φerr 2), a BBPD is
activated in the loop to keep the output jitter independent of
the TDC resolution. Figure 3(a) highlights the phase-error state
dependent switching in the DPLL across different subsystems.
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Fig. 1: Detailed block diagram of Hybrid DPLL architecture.
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Fig. 2: Phase-error state dependent switching rule for DPLL toggling
between different subsystems.
To improve the settling time with bang-bang phase de-
tection, a finite state machine (FSM) shown in Fig. 3 is
activated initially. This FSM emulates an additional PID
controller in the loop. At the phase-error sign reversal, the
FSM activates derivative gain for immediate phase correction.
For a similar phase-error sign in consecutive cycles, the FSM
activates another integrator (KI FSM ) in the loop to achieve
fast frequency tracking. The derivative gain (KD) is reduced
with each phase error sign reversal. When the derivative gain
becomes 0, the FSM is removed from the loop to avoid
chattering in the settled state. Therefore, the BBPD+FSM
emulates a Non-Linear Time Varying (NLTV) subsystem,
and the BBPD without FSM represents a Non-Linear Time
Invariant (NLTI) subsystem.
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Fig. 3: (a) PFD+TDC variant activation based on the input phase
error magnitude; (b) PID controller based FSM algorithm activated
with BBPD mode.
The switched DPLL system is implemented in
CMOS65 nm-LL process for its performance validation,
with the design parameters of the individual blocks being as
stated in Table I. The phase detector characteristics in Fig.
4(a) highlight that the loop switching allows to overcome
the limitation of finite resolution of DCO based Counter
and delay line functioning as the TDC block. The impulsive
response in BBPD+FSM characteristic in Fig. 4(b), along
with additional accumulator, allows rapid phase and frequency
error correction. To summarize, the DPLL achieves fast lock
and low jitter with its phase margin and loop bandwidth
varied across the switched-subsystem (Fig. 2) as shown in
Table II.
TABLE I
DPLL CIRCUIT PARAMETERS
Output Frequency 4.8GHz- 5.02GHz
Reference Clock (fref ) 100MHz
DCO Gain (KDCO) 10KHz/LSB
DCO Counter Resolution (φerr 1) 1.67 ns
Inverter Delay Line Resolution (φerr 2) 20 ps
DCO Jitter (σtDCO ) 0.2 ps
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Fig. 4: (a) I/O characteristics for PFD activated with DCO Counter
for |φerr| > |φerr 1|, and inverter delay line for |φerr| > |φerr 2|;
(b) I/O characteristics for BBPD+FSM.
TABLE II
SWITCHED DPLL SYSTEM PARAMETERS
Phase Error Phase Loop Type Parameters
State Detection
> φerr 1 PFD+ LTI with PM ≈ 15◦
DCO Counter high loop gain B/W = 10MHz
> φerr 2 PFD+ LTI with PM ≈ 35◦
Delay Line moderate loop gain B/W = 7MHz
< φerr 2 BBPD+ NLTV Unstable
(KD > 0) FSM
< φerr 2 BBPD NLTI with B/W = 2MHz
(KD = 0) low loop gain
III. LYAPUNOV THEOREM OVERVIEW
Lyapunov theorem states that if a positive-definite storage
function of the system could be found, which is decreasing
with time along every possible trajectory of the system,
then the equilibrium point is asymptotically stable. Thus, the
system’s stability in Lyapunov sense is stated based on the
storage function as follows:
Consider a discrete system described by xk+1 = f(xk),
where f(0) = 0, xk ∈ R
n, k being the time index. The
equilibrium state x = 0 is globally asymptotically stable if
there exists a continuous scalar function Vk = V (xk), such
that,
1. V (0) = 0
2. V (xk) > 0 ∀ x 6= 0
3. limxk→∞ V (xk) = ∞
4. △Vk ≡ V (xk+1)− V (xk) < 0 ∀ x 6= 0
3Hence for a stable system, the design parameters are chosen
such that the candidate Lyapunov function (V (xk)) has a
negative derivative along the trajectory of the system.
The DPLL in Fig. 1 is a state-dependent switched system.
Though the subsystems of DPLL could be individually stable,
the loop may still have divergent trajectories. On the other
hand, it is also possible to make the loop switch between
unstable subsystems such that the complete switched system
becomes asymptotically stable [11]. Therefore, based on sta-
bility conditions, the DPLL parameters are derived such that
the loop converges to its equilibrium point without cycling
infinitely between two or more subsystems.
In a switched system, if there exists a Common Quadratic
Lyapunov Function (CQLF) for certain subsystems, then the
system is stable under arbitrary switching between those
subsystems. Section IV discusses the loop parameter derivation
based on the CQLF condition for stability, while switching
between LTI-1 and LTI-2 subsystem.
The stability analysis of nonlinear-system is facilitated by
the fact that Lyapunov function derivative only needs to be
evaluated in the region where the sytem would be active
[11]. Based on this clause, Section V discusses the stability
analysis of BBPD based DPLL, wherein a nonlinear function
is replaced by different values it assumes in various regions
of the phase plane. The state-space is thus partitioned into
different regions based on the varying values of non-linear
function. Consequently, the stability condition as per Lyapunov
function is derived for these different cases of state-space
equations.
With a suitable switching law in a switched subsystem, the
trajectory can be brought to equilibrium even in the presence of
an unstable subsystem. To achieve this, the stable subsystems
are activated to compensate the state divergence caused by
an unstable subsystem. Following this concept, Section-VI
verifies the stability of BBPD+FSM based DPLL which in-
corporates an unstable third-order integrator based subsystem.
In this case, the energy functions of subsystems are analyzed
at switching instants instead of consecutive cycles. Mutiple
Lyapunov Functions method [12] states that for stability of
system with difference equation xk+1 = fj(xk), the candidate
Lyapunov function Vj corresponding to jth subsystem should
satisfy condition in (1), as shown in Fig. 5.
Vj(xj(tj,k+1)) < Vj(xj(tj,k)) (1)
where, tj,k, tj,k+1 are two consecutive switch-on instants of
subsystem j.
VJn
k
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Fig. 5: Stability with multiple-Lyapunov functions is decided with
decreasing value of Vj , only at switching instants [12].
Thus, the multiple Lyapunov functions approach could be
used to show stability for overall loop of DPLL incorporating
subsystems with different storage functions.
IV. LINEAR DPLL STABILITY ANALYSIS
Consider that LTI-1/LTI-2 subsystem of DPLL, represented
by Fig. 6, have initial phase and frequency error of φ0 and
∆f0. For evaluating PLL behaviour as an autonomous system,
consider φk and ∆φf k as state variables representing phase
error and additive phase due to frequency error in kth sampling
instant.
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Fig. 6: Discrete-time model of second order PLL
With an ideal reference clock (fref ) and a constant desired
phase (θk,des), the state-space equations for LTI-1/LTI-2 sub-
systems of DPLL are given as
φk+1 = φk +∆φf k −K
′
P (φk − φk−1)−K
′
Iφk,
∆φf k+1 = ∆φf k −K
′
P (φk − φk−1)−K
′
Iφk,
(2)
where φk = θk,des − θk,fb, with θk,fb being the feedback
phase in the loop. The variables K ′P and K
′
I denoting the
proportional and integral gain in the loop, with KPFD being
the TDC gain, are calculated as
K ′P =
KPFDKP 2piKDCO
Ndivfref
,
K ′I =
KPFDKI2piKDCO
Ndivfref
,
KPFD =
Tref
2pi∆tTDC
,
(3)
where KDCO is the DCO gain, Ndiv is the feedback division
ratio, ∆tTDC is the TDC resolution, and Tref is the reference
clock period.
During locking process in PLL, the phase error (φk) is cor-
rected by modulating the DCO frequency. Hence, the phase-
error derivative is related to the incremental phase (∆φf k)
from frequency error at the PLL output as
∆φf k = φk − φk−1. (4)
The PLL is settled when the system’s trajectory reaches an
equilibrium point of phase and frequency error (φk,∆φf k)
being (0,0). From (2)-(4), the state space equations used to
prove stability in Lyapunov sense are derived as
φk+1 = (1 −K
′
I)φk + (1 −K
′
P )∆φf k,
∆φf k+1 = −K
′
Iφk + (1−K
′
P )∆φf k.
(5)
Representing the state-space equations in the form of matrices
(6), the system equation can be written as (7).
4[
φk+1
∆φf k+1
]
=
[
1−K ′I K
−K ′I K
] [
φk
∆φf k
]
(6)
where K = 1−K ′P
xk+1 = Axk (7)
For stability analysis of this system, the candidate quadratic
Lyapunov function is chosen as
Vk = x
T
k Pxk, (8)
where P =
[
p11 p12
p12 p22
]
.
To obtain Vk as a positive quantity, matrix P should be positive
definite, which leads to the condition:
p11p22 > p
2
12, p11 > 0, p22 > 0.
Using the Lyapunov function Vk, the change in energy of the
system is given by
∆Vk = x
T
k (A
TPA− P )xk. (9)
For the system to be stable in Lyapunov sense, (ATPA−P )
must be negative definite to have ∆Vk < 0 ∀ xk 6= 0. Here,
the discrete-time Lyapunov equation is ATPA − P +Q = 0
with Q > 0, wherein for ATPA being the energy function,
ATQA could be considered the associated dissipation.
Based on the required phase-margin and unity-gain band-
width in the considered DPLL, loop-filter gain (KPi/KIi) for
LTI-1 and LTI-2 subsystem is calculated using linear z-domain
analysis presented in [13][2] as
KP =
N
KPFDKDCO
.
ωUGBW√
1 + tan−2(PM)
(
1−
Tref
2
.ωz
)
,
KI = Tref
N
KPFDKDCO
.
ω2UGBW√
1 + tan2(PM)
,
(10)
where Tref is the reference clock period, Ndiv is the feedback
divider, ωUGBW is the unity-gain bandwidth and PM is the
phase-margin of the loop. Figure 7 shows the converging
trajectory of DPLL in LTI-1 and LTI-2 mode, with loop-filter
gain in Table III being derived from (10), based on the loop-
bandwidth and phase-margin desired in each mode.
TABLE III
FILTER GAIN WITH LINEAR PHASE DETECTION
Gain LTI-1 subsystem LTI-2 subsystem
KPFD 6/2pi 250/2pi
(LSB/rad)
KP 4096 128
KI 1024 8
Corresponding to the gain (KPi ,KIi) in each subsystem, the
matrix P could be found for common Lyapunov Function to
have decreasing derivative under arbitrary switching between
LTI-1 and LTI-2 subsystem. For instance, Fig. 8 shows the
(a) (b)
Fig. 7: Phase-portrait of PLL in LTI-1 and LTI-2 mode with different
initial conditions (φ0,∆φf 0) in the phase-plane. Loop-filter gain in
(a) LTI-1 mode: K′P1 = 0.03rad, K
′
I1 = 0.007rad, and (b) LTI-2
mode: K′P2 = 0.05rad, K
′
I2 = 0.003rad.
settling response of DPLL while switching between LTI-1 and
LTI-2 subsystem with CQLF derived as
V1,k =
[
φk ∆φf k
] [ 0.02 0.06
0.06 3
] [
φk
∆φf k
]
. (11)
(a) (b)
Fig. 8: (a) System trajectory with phase-error state-dependent switch-
ing between LTI-1 and LTI-2 subsystem; (b) Negative energy-
derivative curve for DPLL with projection of switched LTI-1/LTI-2
subsystems’ trajectory.
Though the stability conditions in individual LTI-subsystem
could be derived with linear z-domian analysis, the Lyapunov
theorem aids in proving that the DPLL will be stable under
arbitrary switching between LTI-1 and LTI-2 subsystem.
V. BBPD BASED DPLL STABILITY
Figure 9 shows the non-linear operation of BBPD based
DPLL. In this case, the phase detector output σ(φk) takes up
the binary values of either +1 or -1, based on the sign of input
phase error (φk).
θk,des
θk
ΚP3
ΚI3
z-1
z-1
θk
LPF DCO
φκ ∆φf_kσ′(.) σ(φk)
BBPD
σ(φk)
ϕk
+1
-1
Fig. 9: Discrete-time model of BBPD based DPLL.
5The DPLL state-space equations representing BBPD operation
are
φk+1 = φk +∆φf k −K
′
P3[σ(φk)− σ(φk−1)]−K
′
I3σ(φk),
∆φf k+1 = ∆φf k −K
′
P3[σ(φk)− σ(φk−1)]−K
′
I3σ(φk),
(12)
whereK ′P3 and K
′
I3 representing the proportional and integral
gains in the feedforward path of BBPD based DPLL are given
as
K ′P3 =
KP32piKDCO
Ndivfref
,
K ′I3 =
KI32piKDCO
Ndivfref
.
(13)
A. State-Space Partition
For simplified analysis, BBPD based nonlinear system can
be modeled as a piecewise affine system of the form,
xk+1 = Aixk + ai for xk ∈ Ri (14)
where Ri’s are polyhedral partitions of the state-space. The
DPLL state-space can be thus partitioned into regions shown
in Fig. 10, with the corresponding state-space equations de-
rived from (12). Hence, based on the location of the state,
the system’s settling trajectory is governed by (15) or (16),
depending on whether the phase-error sign reverses or remains
same in consecutive cycles.
φk+1 = φk +∆φf k − (2K
′
P3 +K
′
I3)σ(φk)
∆φf k+1 = ∆φf k − (2K
′
P3 +K
′
I3)σ(φk)
(15)
φk+1 = φk +∆φf k −K
′
I3σ(φk)
∆φf k+1 = ∆φf k −K
′
I3σ(φk)
(16)
Φκ
∆Φκ+1=∆Φκ−(2Κ′P3+K´I3).σ(φΚ)
0 0.01 0.02-0.01-0.02
0.01
-0.01
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-0.02
Φκ+1=Φκ+∆ΦΚ−(2Κ′P3+K´I3).σ(φΚ)
Φκ+1=Φκ+∆ΦΚ−(Κ′Ι3).σ(φΚ)
∆Φκ+1=∆Φκ−(Κ′Ι3).σ(φΚ)
(i)
(ii)
2KP+KI-2KP+KI
(iii)
(I)(II)
(III) (IV)
Fig. 10: BBPD based DPLL phase plane with state-space equations
governing DPLL settling trajectory during (i) phase-error sign rever-
sal, (ii) similar phase-error sign in consecutive cycles, and (iii) limit
cycle region.
B. State-Trajectory Direction
Equation (12) indicates that starting from an arbitrary
(φ0,∆φ0) point, the system’s trajectory moves in clockwise
direction for K ′P3 > 0 and K
′
I3 > 0. Also, (12) shows that
the DPLL system enters into limit-cycle regime for (φk,∆φk)
satisfying condition φk+∆φk < (2K
′
P3+K
′
I3)σ(φk). Hence
in succeeding sections, the Lyapunov function is discussed
only for quadrant change by the DPLL trajectory in clockwise
direction, outside the limit-cycle region. This knowledge of the
state trajectory direction while passing through the partitioned
state-space region aids in deriving the energy decreasing
condition of the system.
C. Choice of Loop Filter Gain
Ideally, the lowest possible proportional gain (K ′P3) re-
sults in minimum jitter from BBPD limit cycles. With the
lowest proportional gain (K ′P3) in the implemented DPLL,
the DCO gain (KDCO) of 10KHz/LSB corresponds to phase
step (△φDCO,LSB) of only 15 fs in one DCO cycle. This
low magnitude of phase step lies within the DCO’s random
noise regime (σt,DCO ≈ 200 fs, as stated in Table II), and
does not result in an immediate phase error correction. Thus,
the decision of filter-proportional gain (KP3) value depends
upon the jitter in the reference and feedback clocks. A lower
proportional gain results in less noise contribution from BBPD
limit cycles. However, a higher proportional gain ensures that
a larger jitter in the feedback clock can be tolerated, without
causing the DPLL to switch between different subsystems. In
this design, the proportional gain (KP3) for final settling with
BBPD is approximately kept as σt,DCO/△φDCO,LSB (≈ 8).
Based on a fixed proportional gain (KP3), the integral gain
(KI3) of loop filter is derived for stability as 1 using
KP3
KI3
≥
tan(ωuTrefD + PM)
ωuTref
, (17)
where D refers to the loop delay [14].
D. Candidate Lyapunov Function
For analyzing stability in lyapunov sense, let BBPD based
DPLL’s energy function be represented by (18), with energy
function curve as shown in Fig. 11.
V3,k = x
T
k Pxk (18)
where xk =
[
φk
∆φf k
]
and P =
[
1 0
0 1000
]
.
Fig. 11: Candidate Lyapunov function for BBPD based DPLL.
6For system xk+1 = Axk + a, the change in energy at each
sampling instant is given by
∆Vk+1 = Vk+1 − Vk,
= xTk+1Pxk+1 − x
T
k Pxk,
= [Axk + a]
TP [Axk + a]− x
T
k Pxk,
= xTk [A
TPA− P ]xk + 2a
TPAxk + a
TPa.
(19)
The energy change rate is evaluated for two different regions
of DPLL phase plane as follows:
Case I: Phase-error sign reversal
In this case, the state-space matrix is modified as
A =
[
1 1
0 1
]
and a1 =
[
−(2K ′P3 +K
′
I3)σ(φk)
−(2K ′P3 +K
′
I3)σ(φk)
]
.
Accordingly, the condition on loop-filter values for decreasing
energy is derived as (20), using ∆Vk+1 expression from (19).
∆Vk+1 < 0
⇒ 1001(2K ′P3 +K
′
I3)
2 − 2(φk + 1001∆φf k)(2K
′
P3
+K ′I3)σ(φk) + (φ
2
k +∆φ
2
f k + φk∆φf k) < 0.
(20)
Case II: Similar phase error sign in consecutive cycles
Here, the state space matrix is modified as A =
[
1 1
0 1
]
and a2 =
[
−K ′I3σ(φk)
−K ′I3σ(φk)
]
. For these values of state matrix, the
energy change rate, defined in (19), is obtained as
∆V3,k+1 = 1001(K
′
I3)
2
− 2(φk + 1001∆φf k)K
′
I3σ(φk)+
(φ2k +∆φ
2
f k + φk∆φf k).
(21)
Equation (21) indicates that the system’s energy decreases
in Quadrants (I)/(III) but increases in Quadrants (II)/(IV) of
the phase plane. The increase/decrease of energy in different
quadrants, is of the same order (2002K ′I3|∆φf | − |φ||∆φf |)
for similar magnitude of (|φf |, |∆φf |).
Thus, from the above two cases, it is visible that the
system’s energy function has oscillatory response in phase-
plane regions excluding phase error switching axis. Since the
energy function based on phase error is changing only on
∆φf -axis vicinity, the Lyapunov function is evaluated only
at phase error switching instant, as per Case I.
E. Loop Gain constraint from Lyapunov Function
In the DPLL under consideration, BBPD based NLTI sub-
system is activated only when the phase error goes below
a value that could be detected by the inverter based TDC.
In CMOS65nm-LL technology, a single inverter delay of
20 ps with reference clock of 100MHz, corresponds to the
phase-error (φerr 2) of 0.01 radians. For BBPD based DPLL
activated in region (|φk|, |∆φk|) < (0.01 rad, 0.01 rad), the
stability condition is derived for (|φk|max, |∆φk|max) in
Quadrants (I)/(III) of the phase-plane. As stated earlier, the
state-space equations (12) show that the system’s trajectory
moves in clockwise direction and the phase error sign re-
versal occurs only in the quadrants where φk and ∆φk have
similar sign. Thus, the constraint on loop-gain (K ′P3,K
′
I3) is
derived by replacing (|φk|max, |∆φk|max) values in (19) with
(0.01rad, 0.01rad) for this DPLL design, as shown in (22).
1001(2K ′P3 +K
′
I3)
2 − 20.02(2K ′P3 +K
′
I3) + 0.0003 < 0
⇒ 0.00001 rad< (2K ′P3 +K
′
I3) < 0.02 rad (22)
The stability condition is required to be satisfied only
outside the limit-cycle region i.e. (φk|min, |∆φk|min)) ≈
(2K ′P3+K
′
I3, 2K
′
P3+K
′
I3). Hence, the loop-filter parameters
can be derived from (22) as per chosen Lyapunov candidate
function. The loop gain values (KP3,KI3) calculated from
the linearized approximation of BBPD based DPLL in (17)
also satisfies the negative derivative condition on Lyapunov
function.
The phase-portrait of BBPD based DPLL in Fig.12 shows
that with the choice of loop gain KP /KI , either settling time
or jitter (from bang-bang operation) could be reduced at the
expense of other. Figure 13 shows a decreasing energy plot
for this subsystem, with Lyapunov function being calculated
only on phase-error sign-reversal boundary.
(a) (b)
Fig. 12: Phase-portrait of DPLL in BBPD mode with loop gains:
(a) K′P3 = 0.001 rad, K
′
I3 = 0.0005 rad (b) K
′
P3 = 0.00006 rad,
K′I3 = 0.0000078 rad.
Fig. 13: Energy decrease rate of DPLL in BBPD mode, calculated
only at phase-error sign-reversal instants.
F. Limit Cycle Stability
Multiple Lyapunov functions are associated with the tran-
sitions in the hybrid system so that the trajectory is shown to
converge to the switch points of the limit cycle. The multiple
QLF aims to focus on a local behavious of the system in each
region. Construct a Lyapunov function outside the LaSalle’s
invariant set. This approach only evaluates the global stability
7of the system, while neglects the detailed behaviour within the
invariant set.
There exist a stable limit cycle to which the continuous
trajectory converge.
For a standalone BBPD based DPLL, the stability analysis
in [14] suffices to derive the loop filter gain from (17).
However, for BBPD based DPLL incorporated in a switched
system, its Lyapunov function search is still required to prove
overall system’s stability using Multiple Lyapunov Functions
approach.
VI. BBPD+FSM BASED DPLL STABILITY
During the locking process in the considered DPLL, when
the phase error (|φk|) reduces below φerr 2(≈ 0.01 rad)
boundary, the system switches from LTI-subsystem to
BBPD+FSM mode. With the activation of FSM, the derivative
gain of Differentiator state is initialized with a value (KD,init)
required for the remaining phase error correction. For an
immediate phase correction within bounds, the derivative gain
is decremented (KD,k/β) by FSM-Differentiator state, during
each phase error sign-reversal. In this FSM, an additional
accumulator (KI,fsm) is activated for fast frequency tracking
when consecutive cycles have same phase-error sign. The
system switches from BBPD+FSM mode to BBPD based
NLTI subsystem, when the derivative gain (KD,k) is reduced
to a value of 1. The deactivation of FSM ensures that the limit-
cycle region of DPLL doesn’t extend beyond the area due to
BBPD operation, thus improving the PLL jitter performance.
The state-space equation for FSM-Integrator stage and FSM-
Differentiator stage is described in (23) and (24) respectively.
φk+1 = φk +∆φf k −K
′
P3σ(φk)−K
′
I3KI,fsmkσ(φk)
∆φf k+1 = ∆φf k −K
′
P3σ(φk)−K
′
I3KI,fsmkσ(φk)
KI,fsmk+1 = KI,fsmk + 1
(23)
φk+1 = φk +∆φf k −KD,k(K
′
P3 +K
′
I3)σ(φk)
∆φf k+1 = ∆φf k −KD,k(K
′
P3 +K
′
I3)σ(φk)
(24)
Figure 14(a) shows the diverging trajectory of FSM-
Integrator based DPLL governed by its state-space equations.
Figure 14(b) shows the stability of FSM-Differentiator state
with its negative energy-derivative rate calculated as per Lya-
punov function defined in (18).
(a) (b)
Fig. 14: (a) Diverging trajectory for FSM-Integrator state; (b) Neg-
ative energy-derivative for FSM-Differentiator state with KD,init =
64, K′P3 = 0.00006 rad, K
′
I3 = 0.0000078 rad and derivative gain
reduction by half at every phase-error sign-reversal.
The presence of an additional integrator in the loop, as one
of the FSM states, makes the system unstable during its activa-
tion period. Therefore, it is important to analyze the loop under
this brief instability, with a fixed switching law defined by the
FSM. With the FSM controlling the DPLL, unstable integra-
tor state is either followed by LTI-subsystem activation (for
|φk| > 0.01rad) or with Differentiator-state activation (for φk
sign-reversal). Accordingly, for stability analysis, Lyapunov
function (Vi) is derived for (i) Integrator+LTI subsystem and
(ii) Integrator+Differentiator subsystem, only in the suitable
region of activation of each state. The overall system can then
shown to be asymptotically stabilizable, if Vj at the beginning
of each interval on which the jth subsystem is active is not
exceeding the value at the beginning of the previous such
interval.
As discussed in Section V, the system’s trajectory de-
scribed by (23) moves in clockwise direction on the phase-
plane. Thus, Integrator+LTI subsystem is evaluated in Quad-
rants I/III of phase-plane where |φk| increases, and Integra-
tor+Differentiator subsystem is activated in Quadrants II/IV
where |φk| decreases. Figure 15 shows the initial-point and
end-point range along with the region of activation of each
subsystem.
Φκ
0 0.01
0.02
-0.01
-0.02
0.01
-0.01
(I)(II)
(III) (IV)
0.02-0.02
∆Φκ Integrator+LTI subsystem
 -Initial Point o-Final Point
Integrator+Differentiator
 -Initial Point o-Final Point
Fig. 15: BBPD+FSM based DPLL phase plane divided into re-
gions where (i) Integrator+LTI subsystem is active, or (ii) Integra-
tor+Differentiator is active.
Following section discusses stability analysis of FSM-states
for region having {|φk|, |∆φf k|}<{0.01 rad, 0.01 rad}, be-
cause beyond this region, correction (K ′P3,K
′
I3) offered by
the FSM-enabled subsystems is negligible in comparison to
(|φk|, |∆φf k|). Across this region, the loop trajectory is
mainly governed by state-space equations of LTI subsystem.
A. Integrator+LTI subsystem stability
In Quadrants I-III, starting from any arbitrary point, sys-
tem’s trajectory follows Integrator state-space equations de-
fined in (23) for |φk| < 0.01 rad, and LTI state-space equa-
tions defined in (2) for |φk| > 0.01 rad. Based on the filter
gain derived from Sections IV-V, the system trajectory could
be predicted. Figure 16 shows that for |∆φinit| < 0.001 rad,
the loop does not switch to LTI-mode as phase error remains
restricted below |φerr 2|. With the chosen filter gain values as
in Table IV, the range of initial and terminating points for this
subsystem’s trajectory are :
8|φinit|min ≈ 0 rad, |φfinal|max = 0.01 rad,
0.001 rad < |∆φinit| < 0.01 rad
.
Fig. 16: DPLL phase-plane regions with trajectory governed by (a)
FSM-integrator state-space equations or (b) BBPD based DPLL state-
space equations, wherein starting from any arbitrary point, the phase-
error remains bounded within 0.01 rad, thus, terminating any further
switching out of BBPD+FSM subsystem.
Consider the energy function V1,k defined by (11) at
switching-in point (φinit,∆φinit) and switching-out point
(φfinal,∆φfinal) of this subsystem:
V1,k = 0.02φ
2
k + 0.12φk∆φf k + 3∆φ
2
f k
For 0.001 rad < |∆φinit| < 0.01 rad, the system’s trajec-
tory based on (23)(2) converges to |∆φfinal| < 0.002 rad,
as shown in Fig. 17(a). Hence, for any arbitrary point in
the above defined range, nth-derivative of Lyapunov function
∆V1,(k+n)−k calculated as the energy difference at initial and
terminating point of the subsystem is negative. This shows that
energy increment in the loop caused by unstable integrator
state is overcome by the large gain of LTI-subsystem. The
energy decrement pattern across trajectory defined by Integra-
tor+LTI subsystem is shown in Fig 17(b).
(a) (b)
Fig. 17: (a) DPLL trajectory governed by Integrator+LTI state-
space equations; (b) Energy plot for DPLL behaviour governed by
Integrator+LTI subsystem.
B. Integrator+Differentiator subsystem stability
With the phase-error decrease in Quadrants II-IV, the sys-
tem’s trajectory follows Integrator state-space equation (23)
for 0 rad < |φerr| < 0.01 rad, and Differentiator state-
space equation defined by (24) on phase-error sign-reversal.
Since BBPD+FSM mode is activated in the DPLL only for
|φerr| < 0.01 rad, the initial derivative gain (Kd,init) stability
is evaluated in this region. As per (24), FSM-Derivative state
gives a constant correction of KD,init(K
′
P3 + K
′
I3) to the
loop irrespective of whether the current point in state-space
is near the equilibrium region or away from it. In case, the
PLL is already near the locked region, a large derivative gain
will increase the energy in the system instead of reducing
it. Figure 17 highlight that the Integrator+LTI subsystem is
able to reduce phase-error to a magnitude of 0.002 rad in
the implemented DPLL. For providing further correction, the
derivative gain is decided with condition as
0.002 rad < KD,init(K
′
P3 +K
′
I3) < 0.01 rad. (25)
For FSM based DPLL to have settling response analogous to
binary-search algorithm,KD,init is chosen as mid-point of the
range defined by (25) i.e. [KD,init(K
′
P3+K
′
I3) ≈ 0.005rad].
While BBPD+FSM mode is active, this derivative gain is
reduced by a factor of β at each phase error sign-reversal
instant to reduce the limit-cycle region in locked state. The
derivative gain reduction factor is chosen as 2 in this design,
so that the loop trajectory could be eventually placed in the
bounded region of FSM-Integrator state, as shown in Fig. 16
and Fig.18(a). Within this bounded region of Integrator state,
the phase error remains below 0.01 rad which ensures that
the system doesn’t switch back to LTI-mode again. Figure
18 shows that with chosen KD,init, the phase or frequency
error decreases at switching-out point in comparison to the
switching-in point of this subsystem, with Lyapunov function
being
V1,k = 0.02φ
2
k + 0.12φk∆φf k + 3∆φ
2
f k. (26)
Fig. 18: DPLL trajectory governed by Integrator+Derivative state-
space equations with KD,init = 64, K
′
P3 = 0.00006 rad,K
′
I3 =
0.0000078 rad, β = 2.
VII. DPLL STABILITY AS SWITCHED SYSTEM
Figure 2 shows that based on the magnitude of the phase-
error (|φerr|), the system switches between PFD based LTI-
mode, BBPD+FSM based NLTV-mode or standalone-BBPD
based NLTI mode. Once the phase-error decreases below
|φerr2| boundary, the BBPD+FSM is activated introducing
either Integrator+LTI subsystem or Integrator+Differentiator
subsystem, based on the quadrant where current-state of sys-
tem is positioned. Table IV highlights that PFD based LTI-
systems with an adaptive loop bandwidth and BBPD based
FSM could be designed with common Lyapunov function
(V1,k), thus assuring stability for arbitrary switching between
these subsystems. The stability condition for BBPD based
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LYAPUNOV FUNCTIONS FOR DPLL SUBSYSTEMS MODE
DPLL Subsystems Lyapunov Functions Activation Region Loop Filter Gain
LTI-1 V1,k = 0.02φ
2
k
+ 0.12φk∆φf k + 3∆φ
2
f k
φerr > 1rad K ′P1 = 0.03rad, K
′
I1
= 0.007rad
LTI-2 V1,k = 0.02φ
2
k
+ 0.12φk∆φf k + 3∆φ
2
f k
1rad > φerr > 0.01rad K ′P2 = 0.05 rad, K
′
I2
= 0.003 rad
Integrator+LTI-2 V1,k = 0.02φ
2
k
+ 0.12φk∆φf k + 3∆φ
2
f k
φerr < 0.01rad
(Evaluated at switching-in and switching-out point) (KD > 0, Quadrant I/III)
Integrator+Differentiator V1,k = 0.02φ
2
k
+ 0.12φk∆φf k + 3∆φ
2
f k
φerr < 0.01rad KD,init = 64
(Evaluated at switching-in and switching-out point) (KD > 0, Quadrant II/IV)
BBPD based NLTI V3,k = φ
2
k
+ 1000∆φ2
f k
φerr < 0.01 rad K ′P3 = 0.00006 rad
(Evaluated outside limit-cycle region) (KD = 0) K
′
I3
= 0.0000078 rad
DPLL is derived with Lyapunov function (V3,k) defined in
(18). The Integrator+Differentiator state ensures that the DPLL
is placed in limit-cycle region, thus avoiding chattering phe-
nomenon out of BBPD mode. Figure 19 shows the trajec-
tory convergence of switched-DPLL system while traversing
through phase-plane regions governed by different subsystems.
Fig. 19: Converging trajectory of switched-DPLL system.
VIII. MEASUREMENT RESULTS
The switched DPLL system, discussed in this work, is
implemented in CMOS65nm-LL technology with chip micro-
graph as shown in Fig 20. Figure 22 highlights the settling
response of the DPLL with loop gain parameters derived based
on the stability analysis discussed in this work. Figure 23
shows that the DPLL achieves lock without chattering between
different subsystems, thus constraining the output jitter only
by the limit cycle region of BBPD based NLTI mode.
Figure 24 highlights a competitive Figure of Merit (FoMts)
[15] and best lock time being achieved by the fractional-N
DPLL incorporating the switched loop technique in the feed-
forward path. The Figure of Merit used for DPLL performance
benchmarking is given as
FoM = 10log
[(σt
1s
)2 ( ts
1s
)2(
P
1mW
)]
, (27)
where σt is the output jitter, ts is the lock time and P is the
power consumptionof the DPLL.
DCO
DTC
Digital
Controller
1mm
1mm
Fig. 20: Chip Micrograph of DPLL.
Fig. 21: Measured spectrum of 5GHz DPLL with reference spur
rejection of 59 dB.
Fig. 22: Measured settling response of 5GHz fractional-N DPLL for
128MHz frequency step change.
IX. CONCLUSION
This work highlights the stability analysis using Lyapunov
function towards deriving the loop parameters for a switched
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Fig. 23: Measured jitter histogram of fractional-N DPLL.
−250 −245 −240 −235 −230 −225 −220 −215
−130
−120
−110
−100
−90
−80
−70
−60
FoM
σj
 = [10log(Power(mW)*Jitter(sec)2)]
20
lo
g(
Se
ttl
ing
 Ti
me
(se
c))
Kuba, JSSC−15 (28nm)
Ahmed, JSSC−15 (65nm)
Salvatore, JSSC−14 (65nm)
Davide, JSSC−14 (65nm)
Dongyi, JSSC−17 (55nm)
Chih, JSSC−17 (14nm)
Dong, TCAS−12 (130nm)
Supeng, JSSC−16 (65nm)
Young, TCAS−17 (65nm)Aravind, JSSC−16 (65nm)
Roberto, JSSC−13 (130nm)
THIS WORK (65nm)
Zule, JSSC−16 (65nm)
Hyung, JSSC−13 (32nm)
Cheng, TCAS−16 (65nm)
Robert, TCAS−05 (130nm)
Yao, TCAS−17 (40nm)
Ying, JSSC−17 (40nm)
Vamshi, ISSCC−14 (40nm) FoM
T
S
 = − 320dB
FoM
T
S
 = − 340dB
 
 
FoM
T
S
 = − 330dB
BE
TT
ER
BETTER
FoM
σj
Fo
M T
S
DTC based PLL
Sigma Delta
DTC Assisted TDC
TDC Based
PI + DTC Based
PI + TDC Based
PI Based
Fig. 24: Fractional-N DPLL performance benchmarking based on
jitter, power and settling time response.
DPLL system. The DPLL phase plane is partitioned into
regions based on the phase-error state dependent switching
across different subsystems. Multiple Lyapunov functions are
used towards deriving the stability conditions for these sub-
systems. The measured fast settling response of the DPLL
implemented with derived loop parameters, proves that the
system achieves phase-lock without chattering phenomenon
between different subsystems. The illustrated stability analysis
for the DPLL unfurls the possibility of engaging an unstable
integrator or an impulsive differentiator, without risking the
convergence of the system.
The discussed stability analysis only verifies the loop
convergence for a predefined switching rule and loop gain
values obtained from first-order approximations. As a future
scope to this work, an analysis could be developed to derive
an optimum state-dependent switching rule and loop gain
values for attaining maximum performance from the loop-
order switching in a DPLL.
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